# A Three Levels Diode Clamped Inverter For Renewable Energy System

Nayana M P<sup>1</sup>
Final Year M.Tech Dept. of EEE
MEA Engineering College Perinthalmanna,
Kerala, India<sup>1</sup>

Rani S<sup>2</sup>
Asst. Professor, Dept. of EEE dept.
MEA Engineering College, Perinthalmanna,
Kerala, India<sup>2</sup>,

Abstract— This paper describes a diode-clamped threelevel inverter-based a direct integration scheme for renewable energy systems. And a closed loop control of space vector pulse width modulation (SVPWM) based diode clamped three level inverter for AC module applications. The space vector diagram of three-level inverter is simplified into two-level inverter. So the selection of switching sequences is done as conventional two-level SVPWM method. Thus, the proposed algorithm reduces the complexity involved in the PWM algorithm. Two level switching loss minimized PWM (SVPWM) method is extended to the three level inverter. The neutral point voltage unbalance problem which are the inherent of three level inverter are solved successfully in this method by some special means. The simulation and experimental results show the proposed method is feasible and suitable for high power three level. The operation and performance of the proposed converter has been verified by experimental and simulation results. The simulation results show its capability in voltage generation and voltage swell/sag compensation

Keywords— Boost converter, neutral point clamped inverter, space vector modulation (SVM), renewable source

#### INTRODUCTION

MANY industrial applications are require higher power converters(inverters) which are now almost exclusively implemented using one of the multilevel types. Multilevel converters offer many benefits for higher power applications which include an ability to synthesize voltage waveforms with lower harmonic content than two-level converters and operation at higher dc voltages using series connection of a basic switching cell of one type or another [1]–[4].

Even though many different multilevel topologies have been proposed, the three most common topologies are the cascaded inverter [5],[6], the diode clamped inverter [7] and the capacitor clamped inverter [8]. Among the three, the three level diode clamped [also known as the neutral point clamped (NPC)] inverter has become an established topology in medium voltage drives and is arguably the most popular [16]certainly for three-level circuits.

However, the NPC inverter is constrained by its inability to produce an output line-to-line voltage greater

than the dc source voltage. For applications where the dc source is not always constant, such as a fuel cell [20], [21], photovoltaic array [22], and during voltage sags, etc., a dc/dc boost converter is often needed to boost the dc voltage to meet the required output voltage or to allow the nominal operating point to be favorably located [23], [24]. This increases the system complexity and is desirable to eliminate if possible.

The space vector modulation (SVM) technique uses a fixed frequency in synthesizing the reference vector, enabling many power applications to lower their switching losses. This clearly improves the efficiency, which is vital for high power applications such as DC/AC converters that are interconnected to power systems through transformers. While the SVM can be practically considered as a voltage based technique for the AC/DC converter output, one should obtain the reference voltage vector based on the required objectives of a certain application. Unlike the voltage-based SVM techniques, the current-based modulation techniques (e.g hysteresis modulation) impose high losses despite their easy approach towards providing required reference current vector. Hence, the problem can be narrowed down to two problems for the SVM technique; first, provision of a three-phase reference voltage vector for the AC/DC converter output, and, second, making up the provided reference vector using the different switching status produced by a three-dimensional SVM technique. The instantaneous phase quantities abc are transferred to the so called αβo space to achieve a better distinction of zero sequence component for four-wire systems, in particular the active power filter. Sinusoidal PWM has been a very popular technique used in AC motor control. This relatively unsophisticated method employs a triangular carrier wave modulated by a sine wave and the points of intersection determine the switching points of the power devices in the inverter. However, this method is unable to make full use of the inverter's supply voltage and the switching asymmetrical nature of the PWM characteristics produces relatively high harmonic distortion in the supply. Three-phase systems are well known by their use in electric power generation transmission and distribution. Applications including distributed generation and uninterruptable power supplies etc

II. DIODE CLAMPED INVERTER

A three level diode clamped inverter circuit diagram is shown in Fig.1. Each leg is composed of two upper and lower switches with anti-parallel diodes. Two series dc link capacitors split the dc bus voltage in half and six clamping diodes confine the voltages across the switch within the voltages of the capacitors.




Fig 1: Three level DCM inverter

The necessary conditions for the switching states are that the dc link capacitors should not be shorted and the output current should be continuous

## A.Review of svpwm algorithm concept

SVPWM refers to a special switching sequence of the upper three power transistors of a three-phase power inverter. It has been shown to generate less harmonic distortion in the output voltages and or currents applied to the phases of an AC motor and to provide more efficient use of supply voltage. There are two possible vectors called zero vector and Active 58 vector. The objective of space vector PWM technique is to approximate the reference voltage vector Vref using the eight switching patterns One simple method of approximation is to generate the average output of the inverter in a small period, T to be the same as that of Vref in the same period. Therefore, space vector PWM can be implemented by the following steps:

## Step 1. Determine $V_d$ , $V_q$ , $V_{ref}$ , and angle ( $\alpha$ )

At sector I, V1 and V2 are voltage vectors. Assume Vref makes phase angle difference with V1. This Vref can be calculated using vector d Axis q Axis B C A Vref calculus by referring Figure 4.7. "Tz,,is switching time interval at which output voltage of inverter is constant. T1 and T2 are switching time duration of voltage space vectors V1 and V2.




Fig 2: Dq and ABC Reference Frame

The reference voltage space vector or sample, which is as shown in Fig.2 represents the corresponding to the desired value of the fundamental components for

the output phase voltages. In the space vector approach this can be constructed in an average sense. Vref is sampled at equal intervals of time, Ts referred to as sampling time period. Different voltage vectors that can be produced by the inverter are applied over different time durations with in a sampling time period such that the average vector produced over the sampling time period is equal to the sampled value of the Vref, both in terms of magnitude and angle. It has been established that the vectors to be used to generate any sample are the zero voltage vectors and the two active voltage vectors forming the boundary of the sector in which the sample lies. As all six sectors are symmetrical, the discussion is limited to the first sector only. For the required reference voltage vector, the active and zero voltage vectors times can be calculated as in

$$V_d = Van - V_{bn}.COS60.V_{cn}.COS60$$
 (1)

$$V_{d} = V_{an} - \frac{1}{2} V_{bn} - \frac{1}{2} V_{cn}$$
 (2)

$$V_{g} = 0_{+} V_{bn}.COS60.V_{cn}.COS60$$
 (3)

$$V_{q} = V_{an} - \frac{\sqrt{3}}{2} V_{bn} - \frac{\sqrt{3}}{2} V_{cn}$$
 (4)

The zero vectors are not present in all the sectors, where these are present in three level inverters. In order to simplify the above equations, the space vector plane of three level inverter shown in Fig.3 is subdivided into six sectors each of 60 degree as shown in Fig.5 each sector S, S=1,2...,6 are consists of one pivot vector Vs and other six vectors of sector 1 is reproduced in Fig.5 (a). The vectors of the other sectors are phase displayed by  $\pi/3$  radians.

#### Step 2. Determine time duration $T_1$ , $T_2$ , $T_0$

In space vector PWM technique, the required space vector is synthesized by two adjacent vectors and null vector. Switching time duration at Sector 1 From Figure 3, the switching time duration can be calculated as follows:




Fig 3: Reference Vector with Respect to voltage

According to volt-sec balance principle,

$$\textstyle \int_0^{Tz} \, \overline{V} ref \, dt = \int_0^{T1} \overline{V} 1 dt + \int_{T1}^{T1+T2} \overline{V}_2 dt + \int_{T1+T2}^{Tz} \overline{V}_0 dt \quad \ (6)$$

$$: T_Z.V_{ref} = (T_1.\overline{V}_1 + T_2.\overline{V}_2)$$
 (7)

$$T_{Z} \cdot \left| V_{\text{re f}} \right| \cdot \begin{bmatrix} \cos(\alpha) \\ \sin(\alpha) \end{bmatrix} = T_{1} \cdot \bar{V}_{1} \begin{bmatrix} 1 \\ 0 \end{bmatrix} + T_{2} \cdot \bar{V}_{2} \begin{bmatrix} \cos\left(\frac{\pi}{3}\right) \\ \sin\left(\frac{\pi}{3}\right) \end{bmatrix}$$
(8)

$$\dot{T}_{l} = T_{Z} \cdot \frac{\overline{|V_{ref}|} \cdot \frac{\sin \mathbb{Z}_{\alpha}}{\sin \mathbb{Z}_{3}^{T}}}{\sin \mathbb{Z}_{3}^{T}}$$
 (9)

$$:: T_0 = T_z - (T_1 + T_2)$$
 (11)

Where,

T1 is the time for which V 1 is applied

T2 is the time for which V 2 is applied

T0 is the time for which null vector is applied

Ts is the sampling time

Similarly switching time duration at any sector can be calculated

Step 3. Determine the switching time  $(S_1 \text{ to } S_6)$  sectors

By selecting the space vectors and their times calculated, switching sequence is going to be the next step to arrange. A typical seven-segment switching sequence and inverter output voltage waveforms for Vref in sector I is shown in Figure 3 where V1 and V2 synthesize Vref. The sampling period TS for selected vectors can be divided into the seven segments. Note that the null time has been conveniently distributed between the V0 and V7 vectors to describe the symmetrical pulse width (to produce minimal output harmonics.)

Table 3.3 Switching Time Calculation at each Sector

sector	Upper switches	Lower Switches
	$(S_{1}, S_{2}, S_{3})$	$(S_4,S_6,S_2)$
1	$S_1 = T_1 + T_2 +$	$S_4 = T_0/2$
	$T_0/2$	$S_6 = T_1 + T_0/2$
	$S_3 = T_2 + T_0/2$	$S_2 = T_1 + T_2 +$
	$S_5 = T_0/2$	$T_0/2$
2	$S_1 = T_1 + T_0/2$	$S_4 = T_1 + T_0/2$
	$S_3 = T_1 + T_2 +$	$S_6 = T_0/2$
	$T_0/2$	$S_2 = T_1 + T_2 +$
	$S_5 = T_0/2$	$T_0/2$
3	$S_1 = T_0/2$	$S_4 = T_1 + T_2 +$
	$S_3 = T_1 + T_2 +$	$T_0/2$
	$T_0/2$	$S_6 = T_0/2$
	$S_5 = T_2 + T_0/2$	$S_2 = T_1 + T_0/2$
5	$S_1 = T_1 + T_0/2$	$S_4 = T_1 + T_0/2$
	$S_3 = T_0/2$	$S_6 = T_1 + T_2 +$
	$S_5 = T_1 + T_2 +$	$T_0/2$
	$T_0/2$	$S_2 = T_0/2$
	G 75 - 75	G T /2
6	$S_1 = T_1 + T_2 + T_3 + T_4 + T_5 = T_5 + T_5 + T_5 = T_5 + T_5 + T_5 = T_5 = T_5 + T_5 = T_5 $	$S_4 = T_0/2$
	$T_0/2$	$S_6 = T_1 + T_2 + T_3 + T_4 + T_5 = T_5 + T_5 + T_5 = T_5 + T_5 + T_5 = T_5 = T_5 + T_5 = T_5 $
	$S_3 = T_0/2$	$T_0/2$
	$S_5 = T_1 + T_0/2$	$S_2 = T_1 + T_0/2$

## B. Turning of PI Controller

The most widely used controller is still of PI controller type. Finding design methods which lead to the optimal operation of PI controllers is therefore of significant interest. For controller tuning simplicity, as well as optimality, is the important[14,15]. To improve the system output response, cascade PI controller is used as shown in fig4. The simulation result will be analyzed clearly in last section




Fig 4 Block diagram of a PI Controller

## III. VOLTAGE BALANCING PRINCIPLE

Fig. 4 shows the equivalent circuit of a threephase n-level DCMC. The three-phase PWMsignals would generate a current conduction path between one input node of the voltage source inverter (VSI) and an expected output voltage level. As shown in Fig.4,the equivalent model indicates that the switch routes the input to one node of the dc-link capacitor according to the PWM index. Therefore, the operating currents will charge or discharge the capacitors, which will influence the dclink voltage equalization.

## A.Minimum energy property

Assuming that all dc-link capacitors of the nlevel DCMC have the same capacitance and voltage, the mathematical conditions are

$$C_1 = C_2 = \cdots = C_n = C$$
 (9)

$$V_{C1} = \cdots = V_{Cn-1} = \frac{Vdc}{(n-1)}$$
 (10)

The total energy stored in the capacitors would reach the minimum value when their voltages are balanced [34]

$$E = \frac{1}{2} \sum_{i=1}^{n-1} C_i V_{ci}^2 \quad C_1 = C_2 = \dots = C_n = C \quad = \frac{V dc}{2(n-1)}$$
 (11)  
$$V_{C1} = \dots = V_{Cn-1} = \frac{V dc}{(n-1)}$$
 (12)

$$V_{C1} = \cdots = V_{Cn-1} = \frac{V dc}{(n-1)}$$
 (12)

Define a positive-definite cost function J to indicate the Energy drift from the minimum in (11)

International Journal of Advanced Information in Engineering Technology (IJAIET) ISSN: 2454-6933 Vol.3, No.2, February 2016

$$J = \frac{1}{2} C \sum_{i=1}^{n-1} \Delta V^{2}_{Ci}$$
 (13)

which is the voltage deviation of capacitor  $C_i$ . If a definite negative  $\Delta J$  could be guaranteed through the proper PWM outputs, the voltages would fluctuate toward the balanced values.

$$\Delta V_{\text{Ci}} = V_{\text{Ci}} - \frac{V_{\text{dc}}}{(n-1)} \tag{14}$$

That is

$$\frac{dJ}{dt} = C \sum_{i=1}^{n-1} \Delta V_{Ci} \frac{dVci}{dt} = C \sum_{i=1}^{n-1} \Delta V_{Ci} i_{Ci} \le 0$$
 (15)

where ici is the current charge into capacitor Ci. This condition is called the minimum energy property for a balanced n-level DCMC. It could be used as the basic principle for dc-capacitor voltage balancing and control [9]. Once the voltages are unbalanced, the PWM fitting the condition defined in (14) will reduce J to zero, which means that the voltages are tended to be balanced. The optimal PWM vector is the one which would minimize the result of (14) among all of the redundant vectors.

#### IV. BASIC FUNCTION OF BOOST CONVERTER

The DC/DC boost converter only needs four external components: Inductor, Electronic switch, Diode and output capacitor. The converter can therefore operate in the two different modes depending on its energy storage capacity and the relative length of the switching period.

Mode 1 begins when IGBT's is switched on at t = 0 and terminates at t = ton. The equivalent circuit for the model is shown in Fig. 1.The inductor current I L(t) greater than zero and ramp up linearly. The inductor voltage is Vi Mode 2 begins when IGBT's is switched off at t=ton and terminates at t = ts.The inductor current decrease until the IGBT's is turned on again during the next cycle. The voltage across the inductor in this period is Vin-Vout. In steady state time integral of the inductor voltage over one time period must be zero.

$$V_i * t_{on} + (V_i - V_0) * t_{off} = 0$$
 (16)

Where,

Vi : The input voltage, V.

Vo : The average output voltage, V.

Ton: The switching on of the IGBT's, sec Toff: The switching off of the IGBT's, sec

Dividing both sides by Ts and rearranging items yield

$$\frac{Vo}{Vi} = \frac{Ts}{toff} = \frac{1}{1-D} \tag{17}$$

Where,

Ts: The switching period, s.

D: The duty cycle.

## V. SIMULATION RESULTS AND DISCUSSION

Figure 5 shows the Matlab Simulink model of the three-phase three level diode clamped multilevel inverter with the RLC load. The only assumption in this model is that the there is an ideal dc-voltage source at the dc link. The model consists of three phase leg average models, a

model of load, and the high power modulation strategy SVPWM Technique. There are two models that were used for the simulations: The first model used for the simulations of the inverter mode of operation and the second is the SVPWM technique.DCM Inverter was designed & simulated successfully using MATLAB (SIMULINK) &following results(Fig 7-9) were generated. Simulation parameters are given in Table 1.




Fig 5: Simulink model of diode clamped inverter




Fig 6: Simulink Model of Input Side Boost Converter




Fig 7: Capacitor voltage balancing waveform




Fig 8: Inverter gate pulse s<sub>1</sub> and s<sub>3</sub>




Fig 9: Inverter Output voltage waveform created with SVPWM

#### VI CONCLUSION

This thesis has demonstrated the state of the art of multilevel power converter technology. Mainly presented the theories behind multilevel converters, using the neutral point diode clamped converter as a basis. Advantages with the diode-clamped inverter are the high efficiency. The SVPWM algorithm in this frame is simple and more convenient in full digital fixed-point realization with low calculation cost The modulation chosen for the project, the space vector pulse width modulation, has good utilization of the DC link voltage, low current ripple and is relative easy to implement in the hardware. These features make it suitable for high-voltage high-power applications, such as renewable power generation.

## VI. REFERENCES

- [1] S.Busquets-Monge, J. Rocabert, P. Rodriguez, S. Alepuz, and J. Bordonau, "Multilevel diode-clamped converter for photovoltaic generators with independent voltage control of each solar array," *IEEE Trans. Ind. Electron.*, vol. 55, no. 7, pp. 2713–2723, Jul. 2008.
- [2] J. Zhao, Y. Han, X. He, C. Tan, J. Cheng, and R. Zhao, "Multilevel circuit topologies based on the switched-capacitor converter and diodeclamped converter," *IEEE Trans. Power Electron.*, vol. 26, no. 8, pp. 2127–2136, Aug. 2011.
- [3] J.-S. Hu, K.-Y. Chen, T.-Y. Shen, and C.-H. Tang, "Analytical solutions of multilevel space-vector PWMfor multiphase voltage source inverters," *IEEE Trans. Power Electron.*, vol. 26, no. 5, pp. 1489–1502, May 2011.
- [4] Z. Zhao, Y. Zhong, H. Gao, L. Yuan, and T. Lu, "Hybrid selective harmonic elimination PWM for common-mode voltage reduction in threelevel neutral-point-clamped inverters for variable speed induction drives," *IEEE Trans. Power Electron.*, vol. 27, no. 3, pp. 1152–1158, Mar. 2012

- [5] Pengwei Sun, Student Member, IEEE, Chuang Liu, Student Member, IEEE, Jih-Sheng Lai, Fellow, IEEE, ,"Cascade dual buck Inverter with phase-shift control," *IEEE Tran PowerElectron.*—2077, Apr. 2012 and Chien-Liang Chen, Member, IEEE
- [6] J.Ebrahimi E.Babaei, and G.Gharehpetian, "A new topology of cascaded multilevel converters with reduced number of components for high-voltage applications," *IEEE Trans. Power Electron.*, vol. 26, no. 11, pp.3109–3118, Nov. 2011.
- [7] X. Li, W. Zhang, H. Li, R. Xie, M. Chen, G. Shen, and D. Xu, "Power management unit with its control for a three-Phase fuel cell power system without large electrolytic capacitors," *IEEE Trans. Power Electron.*, vol. 26, no. 12,pp. 3766–3777, Dec. 2011.
- [8] K. Kirubakaran, S. Jain, and R. Nema, "DSP-controlled power electronic interface for fuel-cell-based distributed generation," *IEEE Trans. Power Electron.*, vol. 26, no. 12, pp.3853–3864, Dec. 2011.
- [9] L. Liu, H. Li, Z. Wu, and Y. Zhou, "A cascaded photovoltaic system integrating segmented energy storages with self-regulating power allocation control and wide range reactive power compensation," *IEEE Trans. Power Electron.*, vol. 26, no. 12, pp. 3545–3559, Dec. 2011
- [10] X. Li, W. Zhang, C. Du, X. Wu, and D Xu, "Neutral point voltage control for three-level fuel cell power conversion system," in *Proc.* 2<sup>nd</sup> *IEEE Int. Symp. Power Electron. Distrib. Gen. Syst.*, Jun. 2010, pp.122–128.
- [11] R.-J. Wai, W.-H. Wang, and C.-Y. Li, "High performance standalone photovoltaic generation system," *IEEE Trans. Ind. Electron.*vol. 55, no. 1, pp. 240–250, Jan. 2008
- [12] A.Gupta and A. Khambadkone, "A simple space vector PWM scheme to operate a three-level NPC inverter at high modulation index including overmodulation region, with neutral point balancing," *IEEE Trans. Ind. Appl.*, vol. 43, no. 3, pp. 751–760, May/Jun. 2007
- [13] AMarchesoni M. and Tenca P., "Diode-clamped multilevel converters: A practicable way to balance dc-link voltages," IEEE Trans. on Industrial Electronics, vol. 49, no. 4, August 2002.ugust 2002.
- [14] Zargari N. R. and Joos G., "A current controlled current-source type unity power factor PWM rectifier," in Conf. Rec.IEEE-IAS Annual Meeting, 1993, pp. 793-799.
- [15] Zhang R. and Lee F. C., "Optimum PWM pattern for a three-phase boost DCM PFC rectifier", in Proc. IEEE APEC'97, 1997, pp. 895-901.
- [16] S. Busquets-Monge, S. Alepuz, J. Bordonau, and J. Peracaula, "Voltage balancing control of diode-clamped multilevel converters with passive front-ends," *IEEE Trans*.
- Nayana M P received the B.Tech Degree from Anna University, Chennai, Tamilnadu, India in 2012. She is currently pursuing Master Degree in Power Electronics and Drives under, University of Calicut, Kerala India. Her Previous works were based on Modern Vertical Axis Wind Turbine. Her Current Project Area is Sustainable Energy, which focuses on Efficiency Improvement in multilevel inverters. Her main research areas includes Inverters, renewable energy and Power Systems.
- Rani S was born in Kerala, India. She Received the Bachelor Degree from Viseswaraya Institute Engineering Technology, Kottayam and took Master Degree from M.S. Ramaiah Institute Technology, Bangalore, India. She is currently working as **MEA** Assistant Professor in Engineering College,kerala,India.Her Major Research Areas are

International Journal of Advanced Information in Engineering Technology (IJAIET) ISSN: 2454-6933 Vol.3, No.2, February 2016

Power Electronics and control system.