

Simulation of two multilevel topologies with selective harmonic reduction

Jaseerali E Y
 PG Scholar, Department of EEE
 MEA Engineering college
 Perinthalmanna, Kerala, India

Nizam V N
 Asst. Professor, Department of EEE
 MEA Engineering college
 Perinthalmanna, Kerala, India

Pradeep R
 PG Scholar, Department of EEE
 Amrita Vishwa Vidyapeetham
 Bangalore, India

Abstract- Multilevel inverter is an inevitable part of power electronics, as it is widely used in many industrial applications. Multilevel inverter is more advisable when compared to the common inverter because of its reduced THD and hence multilevel inverter is always used to supply AC machines. Since the multilevel inverter is of that importance in industries, wide research had been doing for years to propose various topologies of multilevel inverter. These topologies were aiming at reducing number of switches, number of DC sources used and voltage across the switches which can ultimately reduce the THD. Out of various topologies that has been proposed by researchers, multilevel inverter in normal cascaded connection and multilevel inverter using series connected sub-multilevel topology with and without incorporating reduced harmonic reduction are taken up for comparison in this paper. These topologies are simulated in the paper and results are taken for comparison.

I. INTRODUCTION

Multilevel inverter is an arrangement of power semiconductors and DC sources in a proper manner so as to get a stepped output voltage waveform in its output. Using of high level multilevel inverter is advisable as the level increases the distortion in voltage waveform decreases. Complexity of the control algorithm increases with increase in number of levels.[1], [3],[4],[6].

Various types of multilevel inverter is shown in the form of flowchart




Figure 1. Flowchart showing basic topologies of multilevel inverter

Harmonic reduction method aims at eliminating selected harmonics and it also helps in reducing harmonics by switching the main switch once in a cycle. All the topologies that are simulated in this paper is at modulation index=1 and are of seven level.

II. SELECTIVE HARMONIC REDUCTION

Positive half cycle of seven level stepped output voltage waveform of a multilevel inverter is as shown in the figure 2




Figure 2. Positive half cycle of a seven level stepped output of multilevel inverter

Fourier series is used to find the odd harmonics using the waveform shown in figure 2. [2]

$$hn = \frac{4}{n\pi} [V_1 \cos(n\alpha_1) + V_2 \cos(n\alpha_2) + V_3 \cos(n\alpha_3)] \quad (1)$$

where n is the order of odd harmonics and $\alpha_1, \alpha_2, \alpha_3$ are the switching angles. V_1, V_2 and V_3 are the voltage at different levels. $\alpha_1 < \alpha_2 < \alpha_3 < \pi/2$

Modulation index can be found out by the equation

$$M = \frac{h_1}{mV_{dc}} \quad (2)$$

Where M is the modulation index, h_1 is the fundamental component, m is the number of switching angle and V_{dc} is the DC voltage source used.

For removing the fifth and seventh odd harmonics these equations are written for fifth and seventh order and is equated to zero as shown in (3) to (5)

$$\cos(\alpha_1) + \cos(\alpha_2) + \cos(\alpha_3) = \frac{3(1)\pi}{4} \quad (3)$$

$$\cos(5\alpha_1) + \cos(5\alpha_2) + \cos(5\alpha_3) = 0 \quad (4)$$

$$\cos(7\alpha_1) + \cos(7\alpha_2) + \cos(7\alpha_3) = 0 \quad (5)$$

When these equations are solved using newton Raphson computational method the value of $\alpha_1, \alpha_2, \alpha_3$ are obtained as $11.68^\circ, 31.18^\circ$ and 58.58° . [2],[7].

III. SIMULATION AND RESULTS

A. Cascaded topology with and without selective harmonic reduction

The simulink model of cascaded multilevel topology is shown in figure 3 and the pulse generator used in the simulink produces the pulse which is as shown in figure 4




Figure 3. Simulink model of cascaded multilevel topology



Figure 4. Pulse generated using pulse generator

Output voltage waveform is as shown in figure 5




Figure 5(a) Voltage waveform (b) Current waveform




Figure 6. THD in voltage waveform in cascaded multilevel topology

Cascaded topology incorporating selective harmonic reduction can be implemented in the above simulink model by replacing pulse generators by a MATLAB function block. The switching angles found for modulation index=1 is 11.68°, 31.18° and 58.58°. These angles are used in MATLAB function block so as to switch the switches in such a way that one switch switches only once in a cycle [2].

THD of the voltage waveform when incorporating selective harmonics reduction is as shown in figure 7. When observing the voltage waveform of cascaded multilevel topology with and without selective harmonic reduction, waveform appears to be same but THD has been reduced to 14.02% in case of topology with selective harmonic reduction. This may be

because of reducing the number of times the main switches switch in a cycle.




Figure 7. THD of voltage waveform for cascaded multilevel inverter incorporating selective harmonic reduction

B. Multilevel inverter using series connected sub-multilevel topology with and without selective harmonic reduction

Simulink model of multilevel inverter using series sub-multilevel topology incorporating selective harmonic reduction is as shown in figure 8. Load used here is 1000ohm and 1mH in series.

The voltage and current waveform of multilevel inverter using series sub-multilevel topology incorporating selective harmonic reduction is as shown in figure 9. The switching sequence is as shown in the table I




Figure 8. Simulink model of multilevel inverter using series sub-multilevel topology with selective harmonic reduction

TABLE I. VOLTAGE LEVEL FOR STATE OF SWITCHES

Voltage level	G1	G2	G1'	G2'	Ga	Gb
0	0	0	1	1	1	0
10	1	0	0	1	1	0
20	0	1	1	0	1	0
30	1	1	0	0	1	0




Figure 9 (a) voltage waveform (b) current waveform multilevel inverter using series sub-multilevel topology incorporating selective harmonic reduction

THD of the voltage waveform for multilevel inverter using series sub-multilevel topology incorporating selective harmonic reduction is as shown in figure 10




Figure 10. THD of the voltage waveform for multilevel inverter using series sub-multilevel topology incorporating selective harmonic reduction

Multilevel inverter using series sub-multilevel topology without selective harmonic reduction can be done using the figure 8 simulink model where the MATLAB function block is replaced by the pulse generator and providing pulses to the switches [1].

THD of the voltage waveform for multilevel inverter using series sub-multilevel topology without selective harmonic reduction is as shown in the figure 11




Figure 11. THD of the voltage waveform for multilevel inverter using series sub-multilevel topology without selective harmonic reduction

Even though the voltage and current waveform appears to be same for multilevel inverter using series sub-multilevel topology with and without using selective harmonic reduction, THD has been reduced to 12.03% in case of topology with selective harmonic reduction. This may be because of reducing the number of times the main switches switch in a cycle.

THD is reduced in case of multilevel inverter using series sub-multilevel topology when compared to cascaded topology as the number of switches required to produce seven level is reduced in case of series sub-multilevel topology when compared to cascaded topology. As the number of switches gets reduced switching losses decreases, harmonics reduce, control complexity decreases.

Comparison is done between sub-multilevel topology and cascaded topology with and without selective harmonic reduction at modulation index=1 and it is tabulated as below.

TABLE II COMPARISON BETWEEN SUB-MULTILEVEL TOPOLOGY AND CASCADED TOPOLOGY WITH AND WITHOUT SELECTIVE HARMONIC REDUCTION AT MODULATION INDEX=1

	Cascaded multilevel inverter without selective harmonic reduction	Cascaded multilevel inverter with selective harmonic reduction	Sub-multilevel topology without selective harmonic reduction	Sub-multilevel topology with selective harmonic reduction
Number of switches	12	12	8	8
Switching losses	High	Low	Low	Very low
THD	17.05	14.02	14.85	12.03
Voltage waveform	Same	Same	Same	Same
Current waveform	Same	Same	Same	Same
Control complexity	High	High	Low	Low
Efficiency	Very Low	High	High	Very high
Filter size	Very Large	Small	Small	Very small
Odd harmonic removed	Nil	5 th and 7 th	Nil	5 th and 7 th

IV. CONCLUSION

This paper presents the comparison of multilevel inverter in cascaded and series sub-multilevel topology with and without selective harmonic reduction. Series sub-multilevel topology is good when compared to cascaded topology as the number of switches is less. Topology incorporating selective harmonic reduction is good when compared to topology without selective harmonic reduction as odd harmonics causing the considerable harmonics can be eliminated and switches switch only once in a cycle which again reduces the harmonics. It was found that the multilevel inverter with series sub-multilevel topology with selective harmonic reduction is having the minimum THD and hence this combination would be the best for all applications where multilevel inverter is to be used

REFERENCES

[1] Mohammad FarhadiKangarlu,"A Generalized Cascaded Multilevel Inverter Using Series Connection of SubmultilevelInverters,"*IEEE Trans. On power electronics*, VOL.28, NO.2, February 2013, pp.625-635

[2] SirirojSirisukprasert, Jih-Sheng Lai, Tian-Hua Liu, "Optimum Harmonic Reduction with a Wide Range of modulation Indexes for Multilevel Converters," *0-7803-6401-5/00/\$10.00 © 2000 IEEE*, pp.2094-2098

[3] J. Rodriguez, J. S. Lai, and F. Z. Peng, "Multilevel inverters: A survey of topologies, controls, and applications," *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 724–738, Aug. 2002.

[4] J. H. Kim, S. K. Sul, and P. N. Enjeti, "A carrier-based PWM method with optimal switching sequence for a multilevel four-leg voltage-source inverter," *IEEE Trans. Ind. Appl.*, vol. 44, no. 4, pp. 1239–1248, Jul./Aug. 2008.

[5] O. Lopez, J. Alvarez, J. Doval-Gandoy, F. D. Freijedo, A. Nogueiras, A. Lago, and C. M. Penalver, "Comparison of the FPGA implementation of two multilevel space vector PWM algorithms," *IEEE Trans. Ind. Electron.*, vol. 55, no. 4, pp. 1537–1547, Apr. 2008.

[6] A. A. Boora, A. Nami, F. Zare, A. Ghosh, and F. Blaabjerg, "Voltage-sharing converter to supply single-phase asymmetrical four-level diode clamped inverter with high power factor loads," *IEEE Trans. PowerElectron.*, vol. 25, no. 10, pp. 2507–2520, Oct. 2010.

[7] E. Babaei, "A cascade multilevel converter topology with reduced number of switches," *IEEE Trans. Power Electron.*, vol. 23, no. 6, pp. 2657–2664, Nov. 2008

[8] E. Babaei, S. H. Hosseini, G. B. Gharehpetian, M. TarafdarHaque, and M. Sabahi, "Reduction of dc voltage sources and switches in asymmetrical multilevel converters using a novel topology," *Elsevier J. Electric Power Syst. Res.*, vol. 77, no. 8, pp. 1073–1085, Jun. 2007.

[9] A. Nami, F. Zare, A. Ghosh, and F. Blaabjerg, "A hybrid cascade converter topology with series-connected symmetrical and asymmetrical diodeclamped H-bridge cells," *IEEE Trans. Power Electron.*, vol. 26, no. 1, pp. 51–64, Jan. 2011.

[10] L. M. Tolbert, F. Z. Peng, and T. G. Habetler, "Multilevel converters for large electric drives," *IEEE Trans. Ind. Appl.*, vol. 35, no. 1, pp. 36–44, Jan./Feb. 1999.

[11] E. Babaei, "Optimal topologies for cascaded sub-multilevel inverters," *J. Power Electron.*, vol. 10, no. 3, pp. 251–261, May 2010.

[12] F. Z. Peng, J-S Lai, "Multilevel Converters - A New Breed of Power Converters," *IEEE Trans. on Ind. Appl.*, Vol.32, No.3, May/June, 1996, pp.509-517.

[13] A. Nabae, I. Takahashi, H. Agaki, "A New Neutral-Point-Clamped PWM, Inverter," *IEEE Trans. on Ind. Appl.* Vol.IA- 17, No.5, Sep./Oct., 1981, pp.518-523.

[14] P. M. Bhagwat and V. R. Stefanovic, "Generalized Structure of a Multilevel PWM Inverter," *IEEE Trans. on Ind. Appl.*, Vol.IA-19, No.6 Nov./Dec., 1983, pp.1057-1069

[15] H. S. Patel, R. G. Hoft, "Generalized Techniques of Harmonic Elimination and Voltage Control in Thyristor Inverter: Part IHarmonic Elimination," *IEEE Trans. on Ind. Appl.*, Vol.IA.9,No.3, May/Jun., 1973, pp.310-317.

[16] J. Sun, H. Grotstollen, "Solving Nonlinear Equations for Selective Harmonic Eliminated PWM Using Predicted Initial Values," in *Proc. IECON 1992*, pp.259-264.

[17] M. H. Rashid, *Power Electronics: Circuits, Devices and Applications*, 3rd ed. Upper Saddle River, NJ: Pearson Education, 2003.